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Abstract—A noninterfering measurement technique designed
around spread spectrum time domain reflectometry (SSTDR) has
been proposed in this paper to identify the level of aging associ-
ated with power semiconductor switches inside a live converter
circuit. Power MOSFETs are one of the most age-sensitive com-
ponents in power converter circuits, and this paper demonstrates
how SSTDR can be used to determine the characteristic degrada-
tion of the switching MOSFETs used in various power converters.
An SSTDR technique was applied to determine the aging in power
MOSFETs, while they remained energized in live circuits. In ad-
dition, SSTDR was applied to various test nodes of an H-bridge
ac–ac converter, and multiple impedance matrices were created
based on the measured reflections. An error minimization tech-
nique has been developed to locate and determine the origin and
amount of aging in this circuit, and this technique provides key in-
formation about the level of aging associated to the components of
interest. By conducting component level failure analysis, the over-
all reliability of an H-bridge ac–ac converter has been derived and
incorporated in this paper.
Index Terms—Aging, converter, degradation, failure rate, ma-
trix, mean time to failure (MTTF), reflectometry, reliability, spread
spectrum time domain reflectometry (SSTDR).
I. INTRODUCTION
POWER converter circuits have a wide range of applications,and ceaseless operation of these converters is imperative in
most cases. However, these converters may be exposed to stress-
ful environments, i.e., over voltage, over current, high tempera-
ture, or switching impulses during regular operations and these
external forces may result in severe degradation or complete
failure of critical components inside a converter. Over longer
periods, these conditions coupled with various environmental
factors such as mechanical vibration, radiation, and thermal cy-
cling may lead to catastrophic failure of converter components.
A failure survey of various components in a power converter
shown in Fig. 1 [1] clearly demonstrates that electrolytic capac-
itors and MOSFETs are the most age-affected components in
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Fig. 1. Failure survey of different components responsible for converter failure
[1].
Fig. 2. (a) Damaged electrolytic capacitor (failed at high voltage) and (b)
damaged MOSFET (failure caused by high voltage applied across drain and
source).
power converter circuits. The photographs of some actual dam-
aged MOSFET and electrolytic capacitor are given in Fig. 2.
Component parameters such as ON-resistance and switch-
ing characteristics of MOSFETs/IGBTs, and equivalent se-
ries resistance (ESR) of capacitors degrade with time, and the
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accumulated aging eventually leads to deterioration of several
operating characteristics of a power converter such as output
voltage ripple, switching loss, conduction loss, etc. [2]–[4].
Therefore, the aging profile, i.e., the state of health of the entire
power converter could be obtained by studying the component
level aging although the level of aging associated to any com-
ponent is difficult to calculate because multiple components
are interconnected in a converter circuit. Therefore, two hurdles
need to be crossed—the component level aging needs to be iden-
tified with reasonable precision; and a converter specific model
needs to be derived that could be used to predict the overall
reliability of the converter based on component level aging.
This situation is even more challenging when components
need to be characterized while they are energized in a live con-
verter, and conventional measurement techniques could not be
used with ease. Moreover, it is of paramount importance to
identify which component parameters to look for. In this re-
gard spread spectrum time domain reflectometry (SSTDR) can
be used to measure impedance discontinuity in various current
paths in a live converter circuit. As an added feature, several
faults inside the circuit can be identified without interrupting
the circuit’s normal operation although the discussion on this
capability of SSTDR (fault detection) is beyond the scope of
this paper. Authors’ previous work demonstrated how SSTDR
can be applied to identify degradation in MOSFETs, IGBTs, and
electrolytic capacitors [5]. Once the component level analysis
was done, authors are particularly interested in the reliability
estimation of a converter circuit using the SSTDR generated
data.
This paper demonstrates that major parameters of power
MOSFETs exhibit measurable changes over time in a real con-
verter circuit, and SSTDR can be effectively used to measure
these changes. These SSTDR generated data can be manipulated
to calculate the ON resistance (RDS(ON)) of the switches which
clearly reflects the adverse effect of aging. In addition, this pa-
per also illustrates how SSTDR technique can be applied to: 1)
detect the physical location of any aged MOSFET in a circuit;
2) measure the corresponding aging level of various MOSFETs
inside an H-bridge ac–ac converter circuit; and 3) use these
data for the reliability analysis of the H-bridge converter with
a single-aged MOSFET.
This paper is organized in the following manner. Section II
describes the origin of power MOSFET failure and the existing
state-of-the-art solutions to determine the measurable physical
parameters quantifying the level of aging and the comparison
of SSTDR with other existing real-time methods. Section III
demonstrates the proposed approach which includes fundamen-
tals of SSTDR operation and uniqueness of SSTDR compared
to other techniques. Section IV presents the experimental results
for estimating degradation in MOSFETs using SSTDR. Experi-
mental SSTDR generated results for an H-bridge ac-ac converter
has been included in Section V. Impedance matrix-based analy-
sis applied to the H-bridge converter using the SSTDR generated
data has been discussed in Section VI. Reliability analysis of
the H-bridge converter has been presented in Section VII, and
the summary has been presented in Section VIII.
II. ORIGIN OF DEGRADATION IN POWER
SEMICONDUCTOR DEVICES
The prediction of converter’s state of health as well as esti-
mation of remaining life are extremely challenging tasks and
involve extensive research in semiconductor device physics and
circuit theory. Therefore, this ongoing research has identified
four major layers of activities to conduct this prediction anal-
ysis. Layer 1: identifying the origin of microscopic failures
in components; layer 2: identifying the translated measurable
quantities—how these microscopic changes are converted into
changes in physical device parameters; layer 3: improving and
ultimately customizing the SSTDR system to take these measure-
ments and obtain three key aspects—impedance, location, and
phase; layer 4: optimizing the mathematical model to estimate
the state of health. Research labs such as NREL and NASA, and
commercial enterprise such as Siemens are working on layer 1
while this project aims to solve problems involved in the re-
maining layers.
One of the most failure prone components in a power con-
verter is the power MOSFET. In order to conduct a failure study
and predict the remaining life of the components as well as the
entire power converter, the origin of component failure should be
studied first. Therefore, the origin of these failures and previous
work on the identification of the shifted measurable quantities
induced by the degradation of power MOSFETs are described
in the following section. In this regard, failure of semiconduc-
tor devices can be categorized into two groups: 1) chip-related
failures and 2) packaging-related failures [6].
The reasons for chip-related failures are electrical overstress,
electrostatic discharge, latch up, charge effects, and radiation ef-
fects [6]. The combined effect of high voltage and high current
lead to electrical overstress, and under high-voltage conditions,
overheating can be crucial and may cause secondary breakdown.
The abrupt losses of gate oxide in MOS devices occur due to
such breakdown. In this continuation, drain current decreases
and gate leakage current increases after the breakdown [1]. The
gate terminal of MOSFETs can also be affected by electrostatic
discharge (ESD). The effect of electrical stress at the gate area
was studied in [7] and [8] by applying a high voltage at the
gate terminal. It was also found that the threshold voltage Vth
increases with aging, and an increase in the threshold voltage di-
rectly results in an increase in switching time causing additional
switching loss. Usually, the threshold voltage deviates from the
standard value because any degradation in the gate oxide region
and at the interface between the gate oxide and channel, and the
rate of degradation depends on the thickness of the gate oxide.
If a very high positive voltage is applied at the gate terminal or
a very high negative voltage is applied at the drain terminal of
an N-channel MOSFET, hot carriers are generated in the sili-
con substrate. However, the amount of shift in threshold voltage
(ΔVth ) gradually decreases when an overvoltage stress is ap-
plied repeatedly [9]. Due to the very high kinetic energy of these
carriers, they can move around or get trapped in the oxide region
or at the Si–oxide interface. As a result of the repetitive appli-
cation of positive-voltage stress, increased numbers of acceptor
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ions move towards the surface and create a nonlinear energy
distribution. This is the reason for nonlinearity in ΔVth .
This shift in the threshold voltage is negative when a negative
stress is applied at the gate terminal. In an N-channel MOSFET,
when threshold voltage is increased over cumulative stress, the
gate to source capacitance Cgs decreases, and the gate to drain
capacitance Cgd increases [9]. Rapid increase in the applied
drain-source voltage of a MOSFET may cause an undesirable
triggering of the parasitic elements (the bipolar transistor in the
MOSFET structure). In this regard, the authors [10] presented
an accelerated aging procedure by applying both high power
and constant thermal stress. In this paper [10], the drain cur-
rent was allowed to increase with sufficient thermal stress, and
the device failed to turn OFF at some point in spite of a zero
gate voltage applied. Moreover, a sudden increase in package
temperature indicates thermal runaway of the device. This phe-
nomenon indicates the loss of gate control, and the ON-state
resistance (RDS(ON)) exhibits a sudden drop due to elevated
drain current. Therefore, higher RDS(ON) is consistent with ag-
ing, and a sudden drop in the value of RDS(ON) is an indicator
of the loss of gate control.
In power MOSFETs, carrier injection and ionic contamina-
tion result in the change of threshold voltage, leakage current,
and transconductance which eventually accelerate the break-
down process. The power semiconductor switches in space en-
vironments suffer from significant charge build up within the
oxide and insulators due to the radiation effects, and this induced
charge is responsible for any shift in the threshold voltage [11].
Oxide-trapped charge is positive for both P- and N- channel
transistors. However, interface-trapped charge is negative for an
N-channel transistor which causes positive shift in the thresh-
old voltage; whereas interface-trapped charge is positive for a
P-channel transistor which causes negative shift in the threshold
voltage. Any shift in the threshold voltage increases the leakage
current which leads to device failure.
The main reason for packaging-related failures is the dissim-
ilarity between the coefficients of thermal expansion (CTE) of
the chip and the package. These types of failures are bond fail-
ures and die solder layer failure. Bond failure is mainly caused
by any crack growth at the bond wire/chip interface due to the
difference of CTEs of Si and Al [12]. RDS(ON) of a MOSFET
increases due to the degradation at metallization and at the con-
tact area of bonding wire metallization [13]. The authors in [14]
also concluded that RDS(ON) increases due to thermal aging,
and intermetallic growth and Kirkendall voids formation at the
bond–pad interface at higher temperature were studied in this
paper. Fig. 3 provides the graphical presentation of crack and
void formations inside a power MOSFET.
According to [15], RDS(ON) is found to be the most signif-
icant aging factor in power MOSFETs. Die solder layer fail-
ures are related to the formation of initial solder microstructure,
substrate metallization, intermetallic compounds, and cracks.
These voids increase the thermal impedance, resulting in higher
temperature fluctuations within the semiconductor device. The
thermal impedance can be determined from the junction temper-
ature of the device, and [16] described a technique which uses
RDS(ON) of the device to determine the junction temperature.
Fig. 3. (a) Origination of cracks and voids in a power MOSFET due to aging
and (b) wire bonding failure.
Die solder degradation has been studied in [17] and [18] by
applying thermal stress to the device, and RDS(ON) increased
due to the degradation. Therefore, the change in RDS(ON) is
considered a precursor to failure due to its strong correlation
with junction temperature. Variation in RDS(ON) can only be
related to the formation of cracks and voids in the source metal
layer according to [19]. Therefore, the aging factors associated
with MOSFETs are 1) ON-resistance; 2) threshold voltage; and
3) various capacitors in the MOSFET equivalent circuit. How-
ever, from the existing literature study, it can be stated that
the RDS(ON) is the most significant aging factor in MOS de-
vices and the novelty in any measurement technique lies in how
accurately and conveniently this RDS(ON) can be measured, es-
pecially when the device is energized. The proposed SSTDR
method generates results depending on the impedance variation
of the device under test, and it can be applied to differentiate
new and aged MOSFETs based on the variation in RDS(ON) .
Multiple MOSFETs connected in parallel have become a
prevalent trend in recent days. Nonuniform degradation among
parallel MOSFETs is found in [20] due to high current stress,
and variation in current distribution was observed in parallel
MOSFETs as well. This imbalance is further aggravated with:
1) increased RDS(ON) during thermal stress; 2) increased ef-
fect of conductance path mismatch during current stress; and
3) increased effect of thermal path difference during thermal
stress.
Other than the MOSFET, the key measurable quantities to es-
timate the aging in individual components are—capacitor ESR
and capacitance, VCE of IGBTs, and gate characteristics of IG-
BTs [5]. The authors believe that there exist other measurable
quantities that could be used to estimate aging in components,
and the ongoing research and the collaboration with Sandia
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National Lab should provide the necessary information to iden-
tify those quantities.
There exist several real-time methods to estimate the state
of health of power converters. The following section presents
the uniqueness of the proposed method with conventional de-
vice characterization techniques. The authors in [21] proposed
a real-time monitoring of capacitor ESR based on the power
dissipation across the capacitor and the capacitor current. The
capacitor voltage and currents are continuously monitored to
determine power dissipation. An online monitoring method was
presented in [22] which measures the junction temperature of
power devices in a voltage source inverter, and this tempera-
ture was found directly related to the operating states of the
inverter. Online fault diagnosis methods in power electronic
drives were described in [23] by measuring capacitor ESR,
MOSFET RDS(ON) , and VCE(sat) of IGBT. ESR was calculated
from the capacitor voltage and current, and RDS(ON) was calcu-
lated from the corresponding ripple voltage and ripple current of
the MOSFET. The measurements of VCE were taken to identify
degradation of IGBTs, and it is imperative that all these mea-
surement techniques require multiple sensors, and interrupting
the circuit’s normal operation may be necessary.
Monitoring solder joint fatigue in power modules using the
case above ambient temperature (CAAT) was proposed in [24].
The CAAT was measured using a two-channel thermometer
(FLUKE-1524), and the module power loss was calculated us-
ing this recorded temperature. Power loss is directly related to
temperature, which depends on thermal resistance (Rth ) and
Rth is an indicator of aging. Another online fault diagnosis
technique in dc—dc converters was proposed in [25] by cal-
culating the ESR of the dc bus capacitor. ESR was calculated
from the input current and output voltage ripple of the con-
verter. In [18], RDS(ON) of power MOSFETs was calculated
as the ratio of the drain-source voltage (VDS) and drain cur-
rent ID during on-state. The authors in [26] proposed an online
diagnosis method considering the variation in parasitic/internal
resistance of components in a dc–dc converter. However, this
diagnosis method is applicable to diagnose the entire system,
not individual components.
The authors in [46]–[49] presented several fault detection
techniques which are primarily suitable to diagnose a specific
component in the system. From the literature study presented
in the previous section, it is apparent that some of the existing
online methods are based on identification of individual com-
ponent degradation, and the real-time techniques are based on
identification of the overall system’s performance. The tech-
niques based on individual device degradation are particularly
suitable to locate degradation in any specific type of compo-
nent, i.e., electrolytic capacitors or MOSFETs or IGBTs, and
at least two measurements are required to collect voltage and
current. On the other hand, the methods intended for prediction
of the overall circuit’s degradation are unable to locate the aged
components. Therefore, there is an imminent need to develop
a real-time method which can identify the aged components as
well as predict the overall system performance based on the
aged devices. The aim of the proposed technique is to identify
the origin of component-level degradation, level of aging, and
thus predict the overall system’s reliability using mathematical
analysis based on obtained experimental data.
III. PROPOSED METHODOLOGY FOR PARAMETER EXTRCTION
SSTDR has been used in this project to extract different com-
ponent parameters in a live power converter. Most of the conven-
tional techniques estimate converter’s reliability by measuring
individual components’ characteristics while they are discon-
nected from the circuit. Even though they are characterized in
real time, results obtained by characterizing individual compo-
nents cannot be applied for the prediction of overall converter
reliability. In order to overcome this limitation, SSTDR has been
used to obtain several parameters of the individual components
as well as the converter circuit. Reflectometry is conventionally
used for locating wiring faults, and the authors in [27]–[33]
presented several reflectometry techniques to identify aircraft
wiring faults and aging.
A. Fundamentals of SSTDR
In reflectometry, a high-frequency electrical signal is sent
down the wire, and it reflects from any impedance discontinuity.
The reflection co-efficient gives a measure of how much signal





where Z0 is the characteristic impedance of the transmission
line and Zt is the impedance connected at the terminating end
of the transmission line. The time or phase delay between the
incident and reflected signals provides the distance to the fault,
and the observed magnitude of the reflection co-efficient pro-
vides the impedance at discontinuity. It has been discussed in
the previous sections how the measurable electrical attributes of
power MOSFETs used in a power converter can be determined
to characterize the aging associated to that converter. As the ag-
ing of MOSFETs is directly related to the impedance variation,
reflectometry can be used to identify the gradual changes in the
impedance of a power MOSFET by comparing the results ob-
tained from a reference unstressed MOSFET impedance values
consistent with a new converter.
Time domain reflectometry (TDR) sends a step voltage from
the source end, and this method was used in [34] to measure
the parasitic parameters of printed circuit boards (PCB). Zhu
et al. [35] presented the characterization of interconnect par-
asitics in the switching power converters using TDR. In addi-
tion, TDR was used in [36] and [37] to detect two interconnect
failures: solder joint cracking and solder pad separation. The
techniques for prognostic solder joint degradation using TDR
has been discussed in [38]. The capacitance of a pad in CMOS
process was estimated using an “on wafer” TDR measurement
system in [39], and the method of extracting series resistance
of capacitors using TDR was presented in [40]. The major lim-
itation of TDR is the higher cost compared to other techniques
and limited performance in live networks. In order to overcome
the limitations of TDR, SSTDR has been used to estimate the
state of health of power semiconductor switches and electrolytic
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Fig. 4. Block diagram of the SSTDR test system [31].
capacitors. SSTDR uses a sine wave modulated pseudonoise
(PN) code as the test signal. SSTDR has already been commer-
cially used for locating faults in aircraft wires [31] as well.
B. SSTDR Operation
A block diagram of SSTDR setup is shown in Fig. 4. A sine
wave generator (operating at 30–100 MHz) is used as mas-
ter system clock, and this generator’s output is converted to a
square wave via a shaper, and the resulting square wave drives a
pseudonoise digital sequence generator (PN gen). The sine wave
is multiplied by the output of the PN generator in the SSTDR
setup, and the test signal is injected into the cable. The other end
of the cable is connected across the device under test. The re-
flected signal from the cable (including any digital data or ac sig-
nals in the cable, and any reflections observable at the receiver)
are fed to a correlation circuit along with the reference signal. In-
side the correlation, the received signal and the reference signal
are multiplied, and the result is fed to an integrator. The output
of the integrator is sampled with an analog-to-digital converter
(ADC). A full correlation can be collected by repeatedly in-
creasing the phase delay using the variable phase delay unit and
acquiring the correlated output using the ADC. The location of
the various peaks (either positive or negative) in the full corre-
lation indicates the location of impedance discontinuities such
as open circuits, short circuits, and arcs (intermittent shorts).
C. Test Setup Details
The schematic of the test setup to find the correlated out-
put using SSTDR is shown in Fig. 5. Multiple MOSFETs were
aged for different time durations and were characterized using
the SSTDR system. An ADAM 5000 (data acquisition system)
was used to continuously monitor and record the drain to source
voltage VDS of the MOSFETs under test and the voltage across
the series resistance RLim . The voltage across RLim was mea-
sured to determine the drain current of the MOSFET, and the
RDS(ON) of the test MOSFETs were calculated from VDS and
IDS (drain current). A dc–dc converter circuit shown in Fig. 5(a)
was considered to test the MOSFETs using the SSTDR method.
A commercial SSTDR hardware from Livewire Innovation was
interfaced with a desktop computer to operate the hardware and
monitor the correlated output [41].
Fig. 5. (a) SSTDR test setup to characterize MOSFET’s RDS(ON)—
supported by the data acquisition system, (b) experimental setup used for quan-
tifying the accelerated aging of the MOSFETs, and (c) temperature chamber
used to stress the devices.
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Fig. 6. Typical SSTDR generated plot across a 13-Ω carbon film resistor.
A typical SSTDR generated plot across a 13-Ω carbon film
resistor is shown in Fig. 6. The SSTDR hardware generates au-
tocorrelation plots for various frequencies (96, 48, 24, 12 MHz)
sent from the PN signal generator, and the exact peak value
of the correlated outputs varies with the frequency. The plot
shown in Fig. 6 is generated for 96 MHz frequency. From the
conducted tests, it was found that the SSTDR data generated
at 24 and 48 MHz exhibit the best performance in determining
RDS(ON) of the MOSFETs under test.
A 54 ft 75-Ω (RG 59) coax cable was connected in between
the dc–dc converter circuit and the SSTDR test system while
SSTDR was applied across drain-source terminals of MOS-
FETs. Because of the uniform impedance of the coax cable over
the entire length, a peak in correlated output was observed only
at the starting point (due to the impedance mismatch between
the SSTDR hardware and the coax cable) and at the end termi-
nal of the cable (due to the impedance mismatch between the
coax cable and the devices under test). The amplitude of the
peak is dependent on the value of the ON-state resistance of the
MOSFET under test. Once the individual characterization was
performed, MOSFETs in an H-bridge ac–ac converter circuit
were characterized.
The detailed experimental setup of the aging procedure
and the application of SSTDR are described in the following
sections.
IV. EXPERIMENTAL RESULTS FOR ESTIMATING MOSFET
DEGRADATION USING SSTDR
A. Characterizing the Aging of Power MOSFETs
as a Function of Time
Multiple power MOSFETs were aged using power and tem-
perature stress in a controlled environment. 1-V dc voltage VDS
was applied across the drain-source terminals of FDP 3672 N-
channel power MOSFETs to apply power stress, and these
MOSFETs were placed in a controlled temperature chamber at
110 ◦C using a Delta 9059 environment chamber [see Fig. 5(c)].
A constant current and constant temperature stress were ap-
plied to make the devices aged although temperature cycling
is the most conventional method for device compared to aging
with constant temperature. It was conducted in this way because
the main purpose of this research was to verify if the recorded
SSTDR data were consistent with the variation in device pa-
rameters such RDS(ON) . The gate-source voltage was 12 V, and
RLim was removed (RLim = 0) during the accelerated aging
procedure. Due to the high power dissipation (∼8 W) in each
MOSFET, the case temperature reached 170 ◦C within 10 min
which was stabilized between 160 ◦C and 170 ◦C during the
entire accelerated aging process. The aforementioned proce-
dure was applied to four different MOSFETs M2, M3, M4, and
M5, and their initial RDS(ON) were approximately equal (33–
34 mΩ). M1 was used as the reference MOSFET as zero stress
was applied to it. These stressed MOSFETs were cooled down
to room temperature after accelerated aging, and the RDS(ON)
were measured using the setup shown in Fig. 5(a). The gate
voltage was set to 5 V, and the value RLim was selected as 5 Ω
while taking the measurements of RDS(ON) using the data ac-
quisition system. A noticeable permanent increase in RDS(ON)
was obtained after aging which was 2–10 mΩ for these MOS-
FETs under test. Calculated RDS(ON) from the data acquisition
system and the peak amplitude of the correlated output at the
far end of the cable found in SSTDR test system (see Fig. 7) for
M1–M5 are shown in Table I.
SSTDR was applied to all five MOSFETs (M1 – M5) in order
to compare the characteristics of M1 with the aged MOSFETs.
Data from SSTDR test system were extracted into MATLAB,
and the correlated outputs versus. distance characteristics are
shown in Fig. 7. The correlated amplitude is the true measure of
the reflected power, and the reflected power is a function of the
impedance at the far end of the cable. If correlated waveform is
normalized to the highest peak in the data, all amplitudes would
be a fractional number between –1.0 to +1.0.
From the difference in correlated output (see Fig. 8) at the far
end of the cable, it was found that the difference in RDS(ON)
values for M1 and M5 were the highest, and the corresponding
difference in reflection co-efficient (SSTDR generated corre-
lated output) were the highest as well. A similar phenomenon
was observed for M3 and M4 where the difference in their
RDS(ON) was the lowest. The SSTDR hardware generates sev-
eral sampled values of correlated outputs along the coax cable,
and because the MOSFETs were connected at end terminals of
the cable, the peak value of correlated amplitude at this point
(∼ 54 feet) is different for various MOSFETs under test. These
differences were calculated by subtracting the correlated ampli-
tudes of one MOSFET from another MOSFET. The difference
in correlated peak was 93 when difference in RDS(ON) was
10.39 mΩ, and the difference in correlated peak was 6 when
difference in RDS(ON) was 0.01 mΩ. Therefore, if the values
of RDS(ON) are nearly equal, the SSTDR hardware generates
similar or approximately equal values of correlated output. The
best accuracy of the SSTDR hardware used in test was in the
range of 1–2 mΩ, and this will be shown later.
Using the experimental results, the variation in RDS(ON) can
be predicted from the variation in the amplitude of the correlated
outputs. Because the value of the RDS(ON) is directly related
to the state of health of power MOSFETs, the variation in cor-
related output is a true representation of the MOSFET aging.
The calculations of RDS(ON) from the SSTDR-generated peak
correlated outputs are discussed in later sections.
B. Mapping Device Characteristics as a Function of Aging
The failure threshold can be considered as 25% increase
in RDS(ON) for power MOSFETs [17]. Failure threshold is
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Fig. 7. Correlated output for five different MOSFETs (M1, M2, M3, M4 and M5) with respect to distance.
TABLE I
CORRELATED OUTPUT AND MEASURED RDS(ON) FOR MULTIPLE MOSFETS
AGED BY POWER AND TEMPERATURE STRESS
Fig. 8. Differential correlated output associated to various MOSFETs under
test.
calculated as the ratio of change in RDS(ON) (ΔRDS(ON)) to
the initial RDS(ON) . This ratio can be used to measure the ap-
proximate aging level of MOSFETs M1 to M5, although it is an
arbitrary value. Calculated aging level of M1 to M5 are given in
Table II. Δ RDS(ON) /RDS(ON) in case of M5 is 31.24% which
is more than 25%. However, M5 is considered as 100% aged
and all MOSFETs’ initial RDS(ON) was considered as 33.26 mΩ
for simplicity (this initial RDS(ON) value is consistent with the
value obtained from the datasheet). Using M1 and M5 as the two
TABLE II
CALCULATED AGING LEVEL OF MOSFETS M1, M2, M3, M4 AND M5
USING REFERENCE [17]
Fig. 9. Variation in MOSFET’s RDS(ON) and correlated output as a function
of aging.
extreme boundaries, the level of aging associated to M2, M3,
and M4 were calculated. Variation in RDS(ON) and correlated
output as a function of level of aging are shown in Fig. 9. This
figure also shows that RDS(ON) as well as the correlated output
becomes larger with the level of aging. From Table I, M3 and
M4 have almost equal values of RDS(ON) which corresponds to
∼60% aging level. However, there is a small variation observed
in the correlated output of these two MOSFETs because of the
accuracy limit of the SSTDR hardware.
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Fig. 10. Schematic of the test setup to conduct accelerated aging of MOSFETs
in groups.
C. Identification of Aging and Damage in Power MOSFETs
Using SSTDR
Multiple power MOSFETs were aged using both power and
thermal overstress in a controlled environment. The main objec-
tive of this test was to identify the sample variation from device
to device by applying similar stress to a group of MOSFETs.
Three groups of MOSFETs were selected with four devices in
each group with similar characteristics (RDS(ON)). No stress
was applied to one group, one group was aged by moderate
power stress, and the third group was aged by extreme power
stress. The schematics of the test setup of this group test are
shown in Fig. 10.
The value of the current sense resistor Rsense was 0.05 Ω, and
the power dissipation across each device was calculated, and
Rpot was initially adjusted to ensure equal power stress across
each of these four MOSFETs. 1.46-V dc voltage was applied
for moderately accelerated aging of one group of FDP 3672 N-
channel power MOSFETs. The power dissipation across each
MOSFET was ∼9.417 W, and the surface temperature was sta-
bilized at 200 ◦C during the period of aging. These devices were
aged at 110 ◦C ambient temperature inside the thermal chamber
for 150 min and were cooled down to the room temperature
after accelerated aging, and RDS(ON) were calculated while the
MOSFET was connected in a dc–dc converter circuit [test set
up of Fig. 5(a)]. It was found that all four MOSFETs in a group
had similar rise (∼25%) in RDS(ON) as a result of this aging.
These values of RDS(ON) before and after aging are given in
Table III.
A 1.66-V dc voltage was applied for extremely accelerated
aging of one group of MOSFETs and the power dissipation was
∼12.35 W across each of the devices in the group. The surface
temperature was∼245 ◦C during this extremely accelerated ag-
ing procedure, while the ambient temperature was 110 ◦C. The
drain current of the devices dropped to zero after 90 min of
aging because of the complete failure of one MOSFET in the
group. The failure related to a single MOSFET caused a sudden
imbalance in current through the remaining MOSFETs. There-
fore, thermal impedance of the devices increased significantly
which lead the devices to act like an open circuit and finally
drain current of all MOSFET’s reached to zero. RDS(ON) of
these devices were calculated after gradually bringing the de-
vices to room temperature and a large increment in RDS(ON) of
TABLE III
MEASURED RDS(ON) AND CORRESPONDING PEAK SSTDR OUTPUTS FOR
THREE GROUPS OF MOSFETS BEFORE AND AFTER ACCELERATED AGING
one MOSFET (M16) was observed. RDS(ON) of M15 increased
only by 2 mΩ, and this may happen because of a shorter time
duration of the test (90 min). The variations in RDS(ON) before
and after this aging are given in Table III.
From the peak values generated by the SSTDR hardware,
it is apparent that SSTDR can generate consistent output de-
pending on the impedance of the devices. However, the existing
SSTDR hardware cannot faithfully detect a very small change
in impedance (1–3 mΩ). For this reason, the SSTDR hardware
generated almost equal peak values in the case of M10, M11,
and M13 although the RDS(ON) of M13 was smaller than that of
M10 and M11. Due to the drastic increment in RDS(ON) of M16,
the peak SSTDR is significantly smaller than the other MOS-
FETs. Therefore, this MOSFET can be considered as damaged.
D. Estimation of RDS(ON) from Correlated
Peak Amplitude
This section describes how RDS(ON) values can be calculated
from the correlated outputs generated by the SSTDR system.
Once the initial RDS(ON) and corresponding SSTDR generated
correlated outputs are known, the newRDS(ON) after accelerated
aging can be easily determined from the SSTDR data. Using the
data summarized in Table I, Fig. 11(a) was drawn which shows
the relationship between the RDS(ON) values and correlated
outputs. This relationship can be quantified as shown in (2) using
the basic fitting tool in MATLAB. Here “x” and “y” represent
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Fig. 11. (a) Relationship between RDS(ON) and correlated output and (b)
graphical comparison between actual and calculated RDS(ON) .
correlated output and RDS(ON) , respectively
y = −6.3558× 105 − 47.029x− 0.0008699x2 . (2)
Using (2), it is possible to calculate the RDS(ON) of
MOSFETs M6 to M17 by using the SSTDR data given in
Table III. The actual RDS(ON) values, SSTDR outputs and
RDSON) values calculated using (2) are given in Table IV. A
graphical comparison between actual and calculated RDS(ON)
is given in Fig. 11(b).
The calculated RDS(ON) of all MOSFETs except M16 are
nearly equal to the actual RDS(ON) values while SSTDR gen-
erated those output depending on the equivalent impedance
across the test nodes. According to Fig. 5(a), SSTDR is ap-
plied across the drain and source nodes of MOSFET which is
in parallel with (RLim+RS ), where RS is the source’s inter-
nal resistance. Therefore, SSTDR generates output depending
on the impedance of (RDS(ON) || (RLim+RS ). RDS(ON) values
of all MOSFETs except M16 are very small (in the range of
34–47 mΩ) compared to RLim (=5 Ω) + RS . Therefore, the
SSTDR generated outputs can be considered as true reflections
of actual RDS(ON) values. However, this statement is not correct
in the case of M16 because of its very high RDS(ON) value. The
best fit curve of Fig. 11(a) and the function given in (2) were
derived for very low RDS(ON) values compared to RDS(ON) of
M16, and this might not be suitable for calculating the exact
impedance of M16. Considering a normal aging process, the
proposed SSTDR system can detect aging associated to the de-
vices as well as any faults or damages (M16). The test setup
for applying stress to the devices and characterizing the devices
using SSTDR are shown in Fig. 12.
TABLE IV
CALCULATED RDS(ON) USING FUNCTION (2) AND CORRESPONDING
SSTDR DATA
V. SSTDR APPLIED TO AN H-BRIDGE AC–AC CONVERTER
A. Test Setup
SSTDR was applied to a power converter circuit while the
converter was operational. This test was performed to verify
if the proposed technique can identify an aged component in
a live converter. The arrangement is shown in Fig. 13, and the
schematic of the converter circuit is shown in Fig. 14. As there is
no external trigger in the SSTDR hardware, it could be synchro-
nized with the switching states of the MOSFET under test, and
the converter was operated at a very low switching frequency
to make sure the measured SSTDR data were generated during
the ON/OFF states of the switches. SSTDR data were recorded
across each test pairs during the following two states: 1) S1 and
S2 are turned ON, S3 and S4 are turned OFF and 2) S3 and
S4 are turned ON, S1 and S2 are turned OFF. The key objec-
tive of this test was to observe the peak SSTDR output across
various components in this converter. There are four test points
in this circuit (see Fig. 14), and SSTDR was applied in differ-
ent combinations to map these four test points. A 5 V (RMS)
60 Hz AC input voltage was applied to the circuit, and the load
resistance RL was set to 5 Ω. The equivalent circuits of the H-
bridge converter are shown in Fig. 15 for both switching states,
and the internal resistances RD of diodes D1, D2, D3, and D4
were considered equal for simplicity. Here, RS is the source’s
internal resistance, ESR is the equivalent series resistance of the
dc bus capacitor, and RS1 , RS2 , RS3 , and RS4 are the ON-state
resistances of MOSFETs S1, S2, S3, and S4 respectively.
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Fig. 12. Test setup showing the (a) data acquisition system connected to
devices under test during accelerated aging procedure, (b) MOSFETs in the
temperature chamber, (c) aged MOSFETs, and (d) dc–dc converter circuit to
characterize MOSFETs.
The details of equivalent path impedance calculation of each
node pair has been conducted by the authors and described
in [42]. The equivalent path impedances of each node pair for
both switching states are given in Table V, and the parallel
combination of ESR and (RD+RS+RD ) has been labeled as
Req .
Fig. 13. Schematic of the test set up of showing the applied SSTDR to the
device under test while the device is connected in a converter circuit.
Fig. 14. Schematic of the H-bridge ac–ac converter showing the SSTDR test
points.
Fig. 15. Equivalent circuit in diagram of the H-bridge ac–ac converter (shown
in Fig. 14) during both switching states. (a) S1 and S2 are activated and (b) S3
and S4 are activated.
TABLE V
EQUIVALENT PATH IMPEDANCES ACROSS NODE PAIRS IN AN H-BRIDGE
AC–AC CONVERTER CIRCUIT DURING BOTH SWITCHING STATES
Fig. 16. Generic form of the impedance matrix created using the SSTDR
technique applied to the H-bridge ac–ac converter.
B. Formulating the Reflection-Based Impedance Matrix
for the H-bridge AC–AC Converter
A reflection matrix has been constructed from the single-
phase H-bridge ac–ac converter shown in Fig. 16. For i = 1–4
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Fig. 17. Impedance matrix created from SSTDR generated outputs with all
new MOSFETs (M6, M7, M8, and M9), dc bus capacitor, and diodes in an
H-bridge ac–ac converter circuit during both switching conditions.
Fig. 18. Matrix built from SSTDR generated outputs of the H-bridge ac–ac
converter while S1 was replaced by an aged MOSFET during state I.
and j = 1–4, Aij represents peak SSTDR output across any
two test points among these four nodes. As explained earlier,
the SSTDR generated output is the true reflection of the equiv-
alent path impedances of different test pairs given in Table V.
SSTDR generates negative output in short circuit conditions or
in situations with extremely low impedances [<zo in (1)], and
it generates positive output in open circuit conditions or in cases
of higher impedances [>zo in (1)]. From the equivalent path
impedances given in Table V, it is apparent that A12 and A34
will be the lowest during state I (when S1 and S2 are activated).
Similarly, A13 and A24 will be the lowest during state II (when
S3 and S4 are activated), whereas, A14 and A23 should be un-
affected in both switching states. The SSTDR generated output
in both switching conditions with all new components (zero ag-
ing) are given in Fig. 17, and these two matrices will be used as
reference matrices.
It is of paramount importance to study how the impedance
matrix changes when one or multiple components are aged in
this ac–ac converter circuit. According to the impedance matrix
analysis in [42], only the elements of the second row and the
second column will be affected due to any aging in switch S1
during state I. However, no change is expected to be observed
in matrix elements during state II due to the aging in S1. For
analysis purpose, it is assumed that S1 has been aged and the
corresponding modified matrix has been formed during state
I, and it is given in Fig. 18. This figure shows that the matrix
element A12 increases due to any aging in MOSFET S1, and
A13 should not be affected due to this aging. However, there
may be some capacitive effect in the real circuit and A13 may
change due to the any aging with S1. The experimental setup
to characterize the ac–ac converter using SSTDR is shown in
Fig. 19.
Fig. 19. Experimental SSTDR setup to generate the impedance matrix for the
H-bridge ac–ac converter.
C. Analysis of the Experimental Data: Reverse Synthesis
Method
In order to derive a reliability model of the converter under
test, we need the aging information consistent to every affected
component such as the switching MOSFETs or IGBTs and ca-
pacitors in the core converter circuit. All these impedance in-
formation could be grouped in the impedance vector where the
dimension of the vector will be equal to the number of compo-
nents under test. For example, in the ac–ac converter test, six
components will be studied using STTDR, and these compo-
nents are S1–S4, C, and RL . The SSTDR hardware is a two-
terminal device that needs to be connected across the device
under test. The proposed solution applies SSTDR signal across
various components in a power converter in order to detect the
impedance degradation associated with those components, and
an impedance matrix is formed based on the recorded reflection
data. While doing so, the results associated with any component
is influenced by all other components such as free-wheeling
diodes, parasitic, and source/load impedance connected in paral-
lel to that aged component of interest. Therefore, we need a new
algorithm that can deembed the correlated output correspond-
ing to only that affected component, and obtain the impedance
vector from the impedance matrix. This impedance vector will
have the reflection data corresponding to individual compo-
nents. Therefore, we need an additional step to transform this
reflection- based impedance vector to actual impedance vector
in ohms.
This paragraph explains how to create the actual impedance
vector from the reflection-based impedance vector. Section V.A
and B have shown how to create the impedance matrix based
on the SSTDR data. These impedances are simply the RDS(ON)
of the corresponding MOSFETs while other components were
connected across them during taking measurements. Therefore,
we need to derive a new function to correlate the actual RDS(ON)
and SSTDR data, and Fig. 20 shows the relationship between
measured RDS(ON) and the corresponding correlated output.
The actual RDS(ON) of these MOSFETs was calculated by
simply measuring the voltage and current through the MOS-
FET while SSTDR was applied. The SSTDR frequency was
48 MHz which is different from the SSTDR measurement done
for characterizing isolated components. A curve-fitting method
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Fig. 20. Relationship between the correlated outputs and RDS(ON) on MOS-
FETs used in the H-bridge ac–ac converter.
Fig. 21. System transform model to obtain the impedance matrix from the
impedance vector. Here, [S = RDS1 + RDS2 + ESR + RL ].
was used to find the relationship between the SSTDR data and
the corresponding RDS(ON) , and this nonlinear function is given
in (3). In this equation “x” and “y” represent correlated output
and RDS(ON) , respectively
y =−4.747×105−58.905x−0.0024344x2−3.3509x3×10−8 .
(3)
Using (3), the RDS(ON) corresponding to an aged S1 can
be calculated while other components were connected across it.
The correlated output x is –23683 from Fig. 17. Using this value,
the RDS(ON)“y” can be calculated as 44.2821 mΩ. The actual
RDSON) from the voltage and current measurement was found as
45.567 mΩ. Therefore, the values of RDS(ON) calculated from
SSTDR data and from the conventional voltage and current
measurement are in good agreement.
As mentioned earlier, an impedance vector consistent with
components under test needs to be derived from the impedance
matrix. The number of elements in this vector should be the same
as the number of aging affected components. In forward trans-
form, an impedance matrix could be created from impedance
vector, and this project thus needed the reverse transform. The
forward transformation has been shown in Fig. 21 for i = 1–4
and j = 1–4, Xij represents the equivalent impedance between
any two test points among the four different nodes. Xij = 0
for i=j because it would be a short circuit. Therefore, all the
diagonal elements of this matrix are “0.” In fact, there exist
two impedance matrices for two different operating states of
the converter, and these two matrices are shown in Fig. 22. For
simplification, it was assumed that impedance between nodes 1
Fig. 22. Impedance matrices for the power converter created from the original
impedance vector shown in (6) during (a) state I and (b) state II.
Fig. 23. Modified impedance matrix during state I due to aging with RDS1 ,
RDS2 , and ESR.
and 4 would be
Req = ESR ‖ (RD + RS + RD ) ≈ ESR. (4)
Because of the nonlinearity and over deterministic nature of
the system, it is not possible to inverse the operator and to
determine the impedance vector from the impedance matrix. In
order to identify the variation in impedances across node pairs,
the new impedance vector needs to be consistently determined
with the aged converter, and a comparison with the initial vector
can be used to identify the level of aging associated with any
particular component. Even if the impedance matrix and the
operator are known, the process is not reversible because of its
nonlinear nature. Therefore, an error function was defined in
MATLAB with the expression
F = (X13 −Xe 13)2 + (X24 −Xe 24)2 . (5)
In order to verify whether the reverse synthesis method could
reproduce the impedance vector with reasonable accuracy, a
test case was created, where both the impedance vector and the
corresponding impedance matrix are known. The impedance























The affected components were RDS1 , RDS2 , and ESR. Due
to the aging associated with these three components, the ac-
tual impedance matrix in state I looks like the matrix shown in
Fig. 23. Using the error function, an iterative program was exe-
cuted in MATLAB, and RDS1 was varied from 0.034 to 0.050 Ω
with a 0.0005 Ω interval. The corresponding simulation results
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Fig. 24. Variation in error function as a function of RDS1 . The solution pro-
duces imaginary results for 0.042 > RDS1 > 0.047.
TABLE VI
SIMULATION RESULTS OF THE CONVERGING STEPS
USED TO IDENTIFY THE NEW RDS1
have been summarized in Fig. 24 and Table VI. The error func-
tion becomes the smallest when RDS1 is equal to 42 mΩ; which
is the correct solution, and this iterative solution can accurately
reconstruct the impedance vector from the impedance matrix.
In real life, the SSTDR hardware will measure reflections at
various node pairs and therefore, construct a matrix equivalent
to the impedance matrix. By knowing the nonlinear operator,
the change in individual components could be identified using
this process.
VI. RELIABILITY ANALYSIS OF AN H-BRIDGE
AC–AC CONVERTER
Once the impedance vector for a specific converter is ob-
tained, the overall reliability of the converter can be performed
by using the individual aging associated to those components.
This section presents the reliability analysis of the H-bridge
converter (shown in Fig. 14) based on the component parame-
ters, and those parameters used in this experiment are given in
Table VII. It was assumed that the RDS(ON) of the MOSFET
S1 changed from 34 to 44 mΩ due to natural aging (which is
consistent with the experimental results summarized in Tables I
and III). Although in real converters all the components will age
naturally with time, only one of the MOSFET’s aging has been
considered to simplify the analysis. The circuit was simulated
in Powersim (PSIM) using the parameters given in Table VII,
and it was assumed that the circuit is operating in an open-loop
condition.
TABLE VII
CIRCUIT PARAMETERS OF THE H-BRIDGE AC–AC CONVERTER
Considering a constant failure rate, the reliability of the sys-
tem can be calculated as
RS (t) = e(−λS Y S T E M ×t) [43]. (7)
Here, RS (t) is the probability that the system will not fail
within time t and λSYSTEM is the failure rate of the system.
The mean-time-to-failure (MTTF) can be calculated from the








The failure rate of an N -channel MOSFET can be written as
λsw = λBπT πAπE πQ [44], [45]. (9)
The base failure rate λB is constant and equal to 0.012. The
application and quality factors πA and πQ are 8 (for switches
rated at 135 W). The environment factor πE is considered as
9 for an equipment installed on wheeled or tracked vehicles.
Temperature factor and junction temperature can be calculated
as












Tj = Ta + (θja)Psw . (11)
Ambient temperature Ta is 25◦ C and junction to ambient
thermal resistance θja is 62 ◦C/W (based on the datasheet of dif-
ferent TO-220 package MOSFETS). The total power dissipation
(conduction loss + switching loss) of the switching device is
Psw . Therefore, considering the values stated previously in (9)
λsw =λBπT πAπE πQ =0.012× πT × 8× 9× 8=6.912×πT .
(12)
The power loss (conduction loss + switching loss) was cal-
culated to be 0.2972 W in a power MOSFET from simulation
when the RDS(ON) is 0.034 Ω












λsw = 6.912× 1.4567 = 10.068 failures/million− h. (15)
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The failure rate of a diode can be written as
λDIODE = λBπT πSπC πE πQ [44], [45]. (16)
The base failure rate λB is 0.003 for schottky devices. The
stress factor πS accounts for the operational reverse-voltage
stress of the diode relative to the rated voltage. Considering
VOUT/VRATED−DIODE ≤ 0.3, stress factor πS is 0.054. The
effect of the diode’s physical contact with the PCB is denoted
by the contact construction factor πC , and this is unity for metal-
lurgical bonded contacts. Quality and environment factors (for
equipment installed on wheeled or tracked vehicles) πQ and














Tj is the junction temperature and it is computed in the same
manner it was done for MOSFET. Power loss in a diode is
considered to be 2.3935 W from simulation













Therefore, considering the values stated previously
λDIODE = λBπT πSπC πE πQ
= 0.003× 19.5308× 0.054× 1× 9× 8
= 0.2278 failures/million− h. (20)
The failure rate of dc aluminum or dry electrolyte polarized
capacitor can be expressed as
λCAP = λBπCV πE πQ [44], [45] (21)



















πCV = 0.32 (CμF)0.19 . (24)
The operational voltage stress SCAP is defined as the ratio of
the peak-to-rated capacitor voltage. The capacitance factor πCV
denotes the failure rate based on the value of capacitance in μF.
Finally, πE and πQ are 2 and 10, respectively, for equipment
installed on wheeled or tracked vehicles. If a capacitor with
4700 μF capacitance is used for 100 V output, the rated voltage
is 200 V and p-p ripple voltage is 5.11926 V.






















= 0.0028× 1.8105× 3.9978 = 0.020266 (26)
πCV = 0.32 (CμF)
0.19 = 0.32 (4700)0.19 = 1.5953 (27)
λCAP = λB πCVπE πQ = 0.020266× 1.5953× 12× 10
= 3.8797 failures/million− h. (28)
The H-bridge converter circuit shown in Fig. 14 does not have
any redundant components and requires zero failures for proper
operation. Therefore, the failure rate of the converter can be
calculated as
λSYSTEM = 4× λsw + λCAP + 4× λDIODE . (29)
Using the calculated failure rates of active switches, diodes,
and capacitors
λSYSTEM = 4× λsw + λCAP + 4× λDIODE
= 4× 10.068 + 3.8797 + 4× 0.2278









= 2.533 years/failure. (31)
A MATLAB script based on the analysis presented previously
was executed to estimate the converter’s failure rate and MTTF
as a function of aging in the MOSFET, and the obtained results
have been summarized in Fig. 25. The power loss associated
with the MOSFET will eventually increase due to aging in MOS-
FET S1, and that has been demonstrated in Fig. 25(a). Fig. 25(b)
shows that the MOSFET failure rate will significantly increase
if RDS(ON) continues to increase, and Fig. 25(c) demonstrates
that converter reliability can be expressed as a function of MOS-
FET RDS(ON) . The MTTF can vary from 2.541 to 2.473 for a
variation in RDS(ON) from 0.034–0.044 Ω. The MTTF of the
converter would be even lower if aging in other components
in the circuit are considered. For simplicity, only the aging
associated with one MOSFET has been considered in the MAT-
LAB script.
RDS(ON) of S1 prior to accelerated aging was measured to
be 35.64 mΩ from the voltage and current through the MOS-
FET, and the calculated RDS(ON) (=45.567 mΩ) obtained
from the SSTDR data was nearly in very good agreement
(= 44.2821 mΩ). Therefore, the actual MTTF of the H-bridge
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Fig. 25. Analytically computed reliability and failure analysis results for the
H-bridge ac–ac converter: (a) variation in MOSFET power loss, (b) MOSFET
failure rate, (c) converter failure rate, and (d) MTTF of the entire converter as a
function of RDS(ON) .
ac–ac converter can be approximated from the calculated
RDS(ON) using the SSTDR generated data.
VII. CONCLUSION
A nonintrusive measurement technique to estimate the state
of health of power converters has been described in this paper.
MOSFETs were aged using both power and thermal stress in
a controlled environment, and SSTDR was applied to identify
the aged and damaged devices and determine the level of aging
while the devices were connected in an operational circuit. It was
found that SSTDR can detect degradation in terms of RDS(ON)
variation in MOSFETs. SSTDR was applied in a single phase
ac–ac converter across different test point pairs and correspond-
ing peak SSTDR responses were recorded. A reverse mapping
method has been used to recover the impedance vector from
this impedance matrix in order to isolate the aging affected de-
vices. By comparing these two vectors (one was generated using
all new MOSFETs, while another one was generated using all
but one aged MOSFET), it is possible to identify the degraded
MOSFET and its corresponding RDS(ON) variation. This paper
also presented a failure analysis for the H-bridge ac–ac con-
verter studied using the SSTDR hardware. Because the SSTDR
technique could be applied to a live converter, it is possible
to detect the gradual degradation in various components in the
converter, and it was applied to MOSFETs within the scope
of this project. By combining the SSTDR data and the reverse
mapping technique, the real-time reliability and time to failure
can be calculated. This approach is truly novel, and this paper
has presented a sample case with a single-aged MOSFET. How-
ever, it is possible to use this technique for converters having
multiple aged components, and this is already included in our
future research portfolio.
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